Skip to content
View lnestor's full-sized avatar

Block or report lnestor

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. sat_attack sat_attack Public

    A basic implementation of a SAT attack on logic locking.

    Verilog 10 7

  2. ckt_tools ckt_tools Public

    Tools used to analyze Verilog circuits.

    Verilog