Skip to content

Issues: sylefeb/Silice

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

77 Open 123 Closed
77 Open 123 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Unable to build just the ice-v CPU
#270 opened May 31, 2024 by MrJake222
3
Enhancement of declaration of and usage of always assignments
#269 opened Apr 15, 2024 by rob-ng15
$$ directives in board file Verilog are not ignored in code disabled by preprocessor test or /* */ enhancement New feature or request
#268 opened Apr 13, 2024 by FPGAEveryday
@sylefeb
Enhancement of declaration of bram/brom/simple_dualport_bram/dualport_bram enhancement New feature or request
#267 opened Apr 8, 2024 by rob-ng15
@sylefeb
Documentation: possible typo in Silice/learn-silice/Documentation.md? documentation Improvements or additions to documentation
#263 opened Jan 17, 2024 by conversy
@sylefeb
inouts cannot be bound using a bit-select syntax enhancement New feature or request
#258 opened Dec 30, 2023 by sylefeb
@sylefeb
Can't compile Silice on Arch Linux
#255 opened Aug 23, 2023 by Popolon
14
uart_tx and uart_rx seem to have wrong direction in the Verilog framework file for the ECPIX5-Board
#254 opened Aug 19, 2023 by at91rm9200
1
Error initialising bram not brom
#251 opened May 12, 2023 by rob-ng15
@sylefeb
Name shadowing
#250 opened Mar 28, 2023 by sylefeb
Unused states that remain and cycles that could be avoided
#248 opened Mar 11, 2023 by sylefeb
35
Empty FSM states could be optimized
#247 opened Mar 11, 2023 by suarezvictor
7
Many boards share a common set of features, yet each board has its own define discussion
#246 opened Mar 5, 2023 by sylefeb
2
Combining declaration and always assignment
#244 opened Feb 28, 2023 by rob-ng15
interleaving pipelined algorithms in host pipelines feature
#242 opened Feb 12, 2023 by sylefeb
@sylefeb
1
pipeline sync feature
#241 opened Feb 12, 2023 by sylefeb
@sylefeb
Combinational loops may be wrongly detected when passing entire groups as parameters enhancement New feature or request
#237 opened Nov 5, 2022 by sylefeb
@sylefeb
Expression trackers in algorithms body lead to confusing (albeit correct) semantics
#235 opened Nov 1, 2022 by sylefeb
commit 477301ae regressed my code with obscure error message
#234 opened Oct 22, 2022 by tommythorn
6
Recursive algorithm support?
#233 opened Sep 12, 2022 by ColonelPhantom
2
Export / import enhancement New feature or request
#227 opened Jul 20, 2022 by sylefeb
@sylefeb
Versioning enhancement New feature or request
#226 opened Jul 6, 2022 by sylefeb
1
Altera Cyclone IV EP4CE6E22C8N
#223 opened Jun 22, 2022 by ShervinShokouhi
8
Update compilation scripts enhancement New feature or request
#220 opened May 16, 2022 by sylefeb
Trackers defined in pipeline stages are not properly tagging variable usage bug Something isn't working
#216 opened May 4, 2022 by sylefeb
@sylefeb
ProTip! Mix and match filters to narrow down what you’re looking for.